DF (55) 55 54 94 02 • Cuernavaca (777) 102 83 86
Síguenos en:
 |  |  |
(55) 55 54 94 02
Libros relacionados
 |
Linked Lexical Knowledge Bases: Foundations And Applications Gurevych, Iryna / Eckle-Kohler, Judith / Matuschek, Michael Morgan & Claypool Publishers |
 |
Design Of Visualizations For Human-Information Interaction: A Pattern-Based Fram Sedig, Kamran / Parsons, Paul Morgan & Claypool Publishers |
|
Minitab Handbook: Updated For Release 16 Ryan, Barbara / Joiner, Brian / Cryer, Jonathan Cengage Learning Editores, S.A. de C.V. |
|
Innovación: Desafío Para el Desarrollo en el Siglo XXI Mutis, Josè Celestino Universidad Nacional de Colombia |
|
Turning Toward Technology: A Glimpse Into The Asian Paradigm Teschner, George / Tomasi, Alessandro Transaction Publishers |
|
Android: Programación de Dispositivos Móviles a Través de Ejemplos Amaro Soriano, José Enrique Alfaomega Grupo Editor S.A. de C.V. |
|
Evaluación Sensorial de los Alimentos en la Teoría y la Práctica, La Anzaldua-Morales, Antonio Acribia Editorial |
|
Título: Resistive Random Access Memory (Rram): From Devices To Array Architectures | |
| Autor: Yu, Shimeng | Precio: $875.00 | |
| Editorial: Morgan & Claypool Publishers | Año: 2016 | |
| Tema: Tecnologia | Edición: 1ª | |
| Sinopsis | ISBN: 9781627059299 | |
| RRAM technology has made significant progress in the past decade as a competitive candidate for the next generation non-volatile memory (NVM). This lecture is a comprehensive tutorial of metal oxide-based RRAM technology from device fabrication to array architecture design. State-of-the-art RRAM device performances, characterization, and modeling techniques are summarized, and the design considerations of the RRAM integration to large-scale array with peripheral circuits are discussed. Chapter 2 introduces the RRAM device fabrication techniques and methods to eliminate the forming process, and will show its scalability down to sub-10 nm regime. Then the device performances such as programming speed, variability control, and multi-level operation are presented, and finally the reliability issues such as cycling endurance and data retention are discussed. Chapter 3 discusses the RRAM physical mechanism, and the materials characterization techniques to observe the conductive filaments and the electrical characterization techniques to study the electronic conduction processes. It also presents the numerical device modeling techniques for simulating the evolution of the conductive filaments as well as the compact device modeling techniques for circuit-level design. Chapter 4 discusses the two common RRAM array architectures for large-scale integration: one-transistor-one-resistor (1T1R) and cross-point architecture with selector. The write/read schemes are presented and the peripheral circuitry design considerations are discussed. Finally, a 3D integration approach is introduced for building ultra-high density RRAM array. Chapter 5 is a brief summary and will give an outlook for RRAMâÇÖs potential novel applications beyond the NVM applications | ||
Disponibilidad: Bajo pedido
ó
ó
Librería Bonilla SA de CV © Todos los derechos reservados. 2019
Última actualización: Jul 2019